Abstract -A new family of singlestage isolated power-factor corredors features fast regulation of the output voltage, one or two power switches operated in unison, a single control loop, and automatic shaping of the line current. We give topologies, steadystate analysis, design mnsiderations, and experimental results.
I. INTRODUCTION
IEC 555-2 and several national standards require that the harmonics of the line current of an elearonic equipment stay below certain specified levels. To meet the requirements, it is customary to add a powerfactor corrector ahead of the isolated dc/dc converter section of the switching power supply. The electrical performance can be acceptable, but the power-factor corrector increases the size and cost of the power supply. In order to keep the size and cost increase within acceptable limits, designers have attempted to integrate the fundions of power-factor mrrection and isolated &/dc conversion into a single power stage (see, e.g. [l-71). Unfortunately The large increase of the storage-capacitor voltage can be eliminated by increasing the switching frequency at light load [7] but that causes other problems, e.g. reduced light-load efficiency and interfering with the distortion-reducing frequency modulation [&SI.
In this paper we introduce a new family of isolated power-factorcorrected switching power supplies, which is free from all of the above-listed drawbacks. The family name is Single-Stage Isolated Power-factor-cimected Power supply; its acronym is SSIPP or S'IPZ.
We present the topologies and operation of the S21P2 family, the steady-state analysis, practical design considerations, and experimental results. The power-factorarrected switching power supply comprises a power-factor-corrector ("PFC") cell followed by a current-fed dc/dc converter cell. (In most practical applications the dddc converter cell is isolated.) Both cells operate in discontinuous mode ("DCM"). The controlled switches of both cells receive the same control signal, yielding economical control circuitry. Figure 2 shows some of the practical PFC cells. Figure 3 shows some of the practical isolated current-fed dc/dc converter cells based on the buck-boost converter. Figure 4 shows some of the practical isolated current-fed dc/dc converter cells based on the buck converter.
In all figures in this paper we use the following conventions: flyback transformers (Le. transformers with intentional energy storage) and inductors are drawn with a thick line representing the core; transformers for buckderived converters (i.e. transformers without intentional energy storage) are drawn with a thin line representing the core; capacitors with significant low-frequency energy-storage capacity are drawn with polarity indication, and capacitors with negligible lowfrequency energy-storage capacity are drawn without polarity indication. Also, for clarity, we do not show the reset and clamp circuits of the single-switch and two-switch flyback and forward converter cells. Note that in our definition of the PFC cell the low-frequency energystorage capacitor is not part of that cell; rather it is part of the cascade-connected current-fed dc/dc converter cell. Figure 6 shows how to combine the switch of a boost PFC cell with the switch of the series/parallel forward converter cell. As can be seen, the boost switch, the boost diode, and the switch of the seri&parallel converter cell (inside the dashed box of Figure 6a ) can be combined into a single switch (dashed box of Figure 6b ). 
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B. Operation
Optimally, in all members of the S2PZ family, both the PFC section and the dcldc converter section operate in discontinuous conduction mode (DCM). In topologies where a section contains only one inductive energy-storage component, DC means that by the end of All members of the S21Pz family are controlled with a single fast control loop; that control loop keeps the output voltage constant by monitoring it and correcting it as needed, using some sort of pulsewidth modulation. As in any ordinary switching regulator, the pulsewidth modulation can be based on voltage-mode control or one of the several types of current-mode control (either constant-frequency or variable-frequency). If current-mode control is used, the inner currentcontrolling loop must be based on the current flowing in the dc/dc converter section of the SzIPz cell because the current in the PFC section is fluctuating according to the instantaneous aoline voltage. This means that it is not acceptable to monitor only the current of the switch that carries the currents of both sections. A signal axresponding to the current in the output section can be generated by using a current transformer in series with the primary winding of the p w e r transformer or by sensing both the total switch current and the current in the PFC section and subtracting the PFC current signal from the switch current signal. Operating both sections in DCM eliminates a major drawback of other single-stage isolated power-factorcorrected p e r supplies with fast regulation. Those power supplies [4-71 were designed for operation with continuous conduction mode (CCM) of the inductor in the dc/dc converter and E M of the inductor in the PFC section.
With that combination of operating modes, the voltage across the storage capacitor becomes a function of the load current. The physical explanation for that dependence is as follows. Assuming constant duty ratio, the charge, and also the energy, removed from the storage capacitor in a switching period is proportional to the load current. But the charge, and also the energy, transferred from the source to the storage capacitor in the same switching period remains constant. The energy unbalance between energy added to the capaator (from the source) and withdrswn from the capacitor causes a change in the storage-capacitor voltage. At reduced load, the change is positive, and the capacitor voltage increases. The As can be seen, there is a discernible distortion in the current. In general, the distortion is a function of the ratio of the storage-capacitor voltage and the line voltage. The larger the voltage ratio, the smaller the distortion will be. Because the voltage ratio is a function of the inductance ratio, the distortion itself also becomes a function of the inductance ratio. Here we have a trade-off possibility: Low distortion can be achieved at the expense of the increased value of the voltage V, , and vice versa.
The line-current harmonics and the total harmonic distortion can be determined using numerical Fourier transform. With an inductance ratio of 0.55, the calculated total harmonic distortion is about 20.9% and the ratio of the third harmonic to the fundamental of the line current is 20.8%, indicating that m a t of the distortion is due to the third-harmonic current.
As does the distortion, the power factor depends on only the ratio of L, and L 2 . Table 1 shows the power factor as a function of the inductance ratio. The rms current in the switch is calculated using the method given in [9]. The result is
where D is the switch conduction duty ratio and T, is the switching period. The duty ratio can be determined from the storage-capacitor voltage, the inductance of the primary winding of the flyback transformer, the output power P, and the switching period. Its value is (4)
Inserting ( Similar analyses can be carried out for all other members of the S21P2 family. Note that the family members that incorporate the flyback, SEPIC, or Cuk PFC cell, and also the combination of the buck PFC cell and the series/parallel flyback or forward dc/dc converter cell, theoretically produce zero distortion of the filtered a c h e curtent.
B. Small-Signal AC Analysis
The small-signal ac analysis of the members of the S21P2 family can be carried out by considering the two sections (PFC and dc/dc) of the circuit as the cascade connection of two converters. The method of characteristic coefficients discussed in [lo] is eminently suited for the analysis. In most practical applications, the two sections are essentially decoupled by the large energy-storage capacitor; for that reason, some of the transfer functions of the PFC section and the dc/dc converter scction a n be analyzed without needing of taking the influence of the other section into account. It is interesting to note that due to the instantaneous power balance that inherently exists in the system, the transfer function of control voltage to storage-capacitor voltage is zero; that means that a change in the control voltage will not change the storage-capacitor voltage. (The power balance is instantaneous on the time scale of the ac-line half-cycle, but not on the time scale of the switching cycle.)
IV. DESIGN CONSIDERATIONS
A. Line-Current Distortion
The line-current distortion of the circuits with boast PFC section depends on the ratio of the voltage across the storage capacitor and the line rms (or peak) voltage. The voltage ratio, in turn, depends on the ratio of the boost inductance and the inductance in the dc/dc converter section. A small inductance ratio yields a high voltage ratio and a filtered line current waveform that is of low distortion. Consequently, a direct trade-off exists between the distortion and the voltage across the storage capacitor.
Circuits with buck-boat, SEPIC, or Cuk PFC cell (and also with buck PFC cell combined with series/parallel dc/dc-converter section) have theoretically zero line-current distortion, independent of the inductance ratio. The buck PFC cell terminated with a dddc cell having a capacitor in parallel with its input terminals cannot draw current from the line when the instantaneous line voltage is below the storage-capacitor voltage. This leads to a large distortion.
B. EM1
Due to the DCM of the PFC cells, members of the SzIPz family have a differential-mode EM1 current that is somewhat larger than that of the boost power-factor corrector operating in CCM. Depending on the design, the typical differentz is in the range of 10 to 20 dB. SzIPz circuits with SEPIC or Cuk PFC cells are somewhat better than circuits with a boost PFC cell because current is flowing in the input inductor even in DCM. Circuits with buck-boost or buck PFC cells are somewhat worse than circuits with a boost PFC cell because of the lack of an inductor directly in series with the aoline.
In principle, by coupling the two inductors of the SEPIC or Cuk PFC cells, complete ripple-current cancellation could be achieved. Unfortunately, in practice it is not easy to reduce the ripple current significantly by coupling the inductors, because of the effect of the large ac volhge cross the coupling capacitor [ll] . That ac voltage is applied directly a c m the leakage inductance of the coupledinductor structure and generates an extra ripple current. Another problem with the coupled-indudor scheme is the high-Q resonance between the leakage inductance and the coupling capacitance. That m n a n c e injects a large amount of current in the ac line at the resonant frequency. To control the resonance, a series RC damping circuit must be connected in parallel with the coupling capacitor [ll].
C. Start-Up
At start-up or at programming the output voltage from zero to a nominal voltage, the storage capacitor must be charged up from the peak value of the line voltage (at boost PFC cells) or from zero (at all other PFC cells) to the operating voltage. This means that an inherent delay of a few tens or hundreds of milliseconds is present in the system under those conditions.
D. Current-Mode Control and Overload Protection
The members of the SzIp family have two quasi-independent sections, with different currents flowing in them. In many cases, however, there is only one switch in the circuit. If current-mode control is used, only the current in the output (i.e. dc/dcconverter) section must be controlled, otherwise the system does not behave the way it is expected. Although during nominal operation or at overload it is not necessary to control the current of the input (PFC) section, it is still desirable to include a second current sensor that senses either the input current or the total switch current. The signal from the second current sensor provides an additional input to the overload protection circuit of the switch. The second current signal is used at start-up or at a surge in the line voltage. 
E. Operation Over a wide
F. Leakage-Inductance Energy
Unlike several other single-stage isolated power-factor correctofs [l-21, [4] , [5], [7] , members of the Szlp family do not need to handle a leakage inductance energy in excess of that customarily present in similar switching converters. Therefore the usual simple RCD or lowloss snubbers or clamps suffice.
G. ContinuaCs Conduction Mode
The advantages of the S21Pz family over other approaches are most explicit when both sections of the circuit operate in DCM. It is not harmful, however, to operate the power supply such that the dc/dc converter section works in CCM (assuming that the design has taken this into account). me main negative effect of CCM is a loaddependent variation of the storagecapacitor voltage. the load switch.) Similarly to the h t M y b a c k circuit, the line current resumes the new value without noticeable delay. 
H. Rectifier Dioaks
In some circuits (e.g. in the circuits in Figures 6b, &, & I , 8e, and 8f) the rectifier diodes in the bridge rectifier are turned off with the rather high dildt that exists in the boost inductor during the decaying part of the current. In practical realizations, it might be necessary to place a high-frequency diode either in series with the boost inductor or in some other suitable current path. Two experimental 100-W (SO-VD-A) circuits have been built and tested to verify the theoretically predicted behavior. The first circuit is a single-switch boost/flyback combination (Figures 8a and lo) , the second is a single-switch coupled-inductor SEPIC/flyback combination (Figure 7b) . Both circuits are modifications of an existing switching power supply and were not optimized for 230-Vrms operation. Therefore, for safety, the acline voltage was reduced to about 180 Vrms throughout the experiments. m e L,/L, inductance ratio of the boost/flyback circuit is 0.6, the inductance ratio of the SEPICMyback circuit is unity. Both circuits are controlled with a U 0 8 4 3 IC, using peakcurrent control in the flyback section; the switching frequency is 100 kHz. Figure 13 shows the filtered line current of the boost/flyback circuit at full load. As can be seen, the waveform is very clme to the predicted waveform in Figure 12 . Figure 14 shows the tnmient response of the line current (top trace) of the same circuit to a step change in the load current from 25 to 100% and back. (Note: The bottom trace is the control signal for I the load switch.) Clearly, the line current resumes the required new value without noticeable delay. Figure 15 shows the line current (top trace) and the voltage aaoss the storage capacitor (bottom trace) when the load changes from 25% to 100% and back. The only effect of the increased load on the voltage of the storage capacitor is an increase in the ripple voltage. Figure 16 shows the response of the output voltage (top trace) of the circuit to a step change in the load current from 100% to 25% and back. (The bottom trace is the control signal for the load switch.) The response is very fast because it is determined solely by the dc/dc converter section with its wide-band voltage-regulating loop. Figure 17 shows the filtered line current of the SEPIC/flyback circuit. As expected, the waveform is nearly ideally sinusoidal with very little distortion. Figure 18 shows the transient raponse of the h e current (top trace) of the SEPIC/flyback circuit to a step change in the load current from 2 5 to 100% and back. (The bottom trace is the control signal for 
V. EXPERIMENTAL RESULTS
VI. SUMMARY
In the paper we introduced a new family of single-stage isolated power-factor-rected power supflies (SIP'). 
